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CHAPTER I 
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1 Background 
 
 
Silicon is one of the semiconductor materials which is commonly used in 
chip manufacturing to make integrated circuit from miniaturized transistor. Metal 
Oxide Semiconductor (MOS) transistor have shrunk from a micrometer into sub               
100 nm regime with transistor scaling, which increases the number of transistor per 
size by a factor of two every 18 months in accordance to Moore’s Law (Moore, 
1965). Many improved lithographic and semiconductor fabrication equipments were 
designed to be on track with the curve and one step ahead of the technology. So far, 
Moore’s law has been a valuable way of describing the general progress of integrated 
circuits and the number of transistors fitted into each generation of Intel processors, 
as shown in Figure 1.1.  
 
In silicon chip manufacturing, feature size and wafer size is the two most 
important parameter as they determined the cost of a plant and production line 
equipments. Presently, 300 mm wafers is the largest silicon wafers which produce 
more than double as many chips as the older 200 mm wafers.  Since the end of 2005, 
Intel is the first manufacturer offering single and core 2 duo processors based on 65 
nm production technologies. 65 nm generation transistors come with gates that are 
able to turn a transistor on and off measuring only 35 nm which is roughly 30 percent 
smaller than 90 nm technology gate lengths. Intel claims that 65 nm transistors cut 
current leakage by four times compared to previous process technology. According 
to Figure 1.2, new technology generation is introduced every 24 months and this 
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successfully extends their 15-year record of mass production in Intel. As 
performance technology improves, the gate length start to get smaller than predicted 
by the ideal feature size trend of each process technology.   This allows higher 
transistor density, squeezing more of them on a single chip. The roadmap of 
semiconductor from 1977 to 2018 can be seen in Appendix B and Appendix C. 
 
 
 
 
Figure 1.1 Growth of transistor counts for Intel processors accordance to  
Moore's Law 
 
 
Figure 1.2 Feature Size Growth  
Gate Length Scales Faster  
Feature Size 
Gate Length 
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In nanoscale dimension, new problems began to occur. The magnitude of the 
electric field is comparably higher in short channel devices than long channel devices 
where the channel length is comparable to the depletion region width of the drain and 
source. Here, Secondary Order Effect (SOE) exists and must be considered to model 
the generation of a more precise short channel Metal Oxide Semiconductor Field 
Effect Transistor (MOSFET). Velocity saturation is a vital parameter of the SOE 
which occur in high electric field.  
 
 
At low electric field, the drift velocity of electron,  vd  is proportional to the 
electric field, E as shown in Eq. (1.1). 
 
 
d effv Eμ=                                                     (1.1) 
 
 
where  µeff  is the effective mobility.  When the electric field applied is increase, 
nonlinearities appear in the mobility and carriers in the channel will have an 
increased velocity. In high field, charge carriers gain and lose their energy rapidly 
particularly through phonon emission until the drift velocity reaches a maximum 
value called velocity saturation.  Velocity saturation in MOSFET will yield a smaller 
lower drain current and voltage.  A cross section of a MOSFET is illustrated in 
Figure 1.3. This research focuses on the role of velocity saturation has on the 
characteristic of MOSFET in term of the carrier velocity field, carrier doping 
concentration, drain current versus drain voltage curve. Intel proprietary software is 
used to generate the experimental drain current versus drain voltage characteristic for 
90nm generation of MOSFET. After parameter extraction is carried out, several 
compact models are employed to study the effect of velocity saturation and the 
impact of high electric field. The modified device models will be able the predict 
behavior of electrical devices based on fundamental physics. Characteristics and 
gives us the mobility and the drift velocity of the electrons versus transverse and 
longitudinal electric field respectively.  
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Figure 1.3 MOSFET Source to Drain Cross Section 
 
 
 
 
1.2 Problem Statements 
 
 
This research utilizes a newly developed short channel models to study 
velocity saturation in 90 nm process technology and reports the results it has on the 
transistor basic characteristic. Questions that are bound to be answered through the 
high field analysis are:  
 
 
(i) What is velocity saturation? 
(ii) What is the different between short and long channel devices? What is 
the limitation of nanometer MOSFET? 
(iii) How does velocity saturation affect the transistor?  
(iv) What models can be represented to predict the characteristics and 
behaviors of Complementary Metal Oxide Semiconductor (CMOS) 
transistor in nanometer dimension? 
(v) What are the limitations of conventional long channel models? 
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1.3 Objectives  
 
 
 The following are the objectives of this study.  
 
(i) To understand high field effects in nanoscale transistor in 90nm 
process technology. 
(ii) To formulate simple analytical and semi-empirical equations for 
device model applicable to nanoscale devices by taking into account 
velocity saturation. 
(iii) To analyze velocity saturation effects on temperature, doping 
concentration, longitudinal and transverse electric field.  
 
 
 
 
1.4 Research Scope  
 
 
The goal of this research is to investigate the role and characteristic of 
velocity saturation on the following parameters. 
 
 
(i) Longitudinal electric field 
(ii) Transverse electric field 
(iii) Doping concentration  
(iv) Mobility 
(v) Drain current and voltage (I-V) curve 
(vi) Temperature  
 
 
The research is divided into three major phases. In the beginning, literature 
review and previous researches in this field is carried out. Strengths and weaknesses 
of available model and equations are compared. The second phase begins with the 
modeling based on the literature review. A semi-empirical model for velocity 
saturation due to high field mobility degradation is presented. Best fit model 
parameters are extracted from the experimental results. The results compared with a 
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set of published experimental data points and validated. The final phase is preceded 
with analysis incorporating all the derived and modified models.  
 
 
 Future improvements and suggestion for the model are presented at the end of 
the thesis.  N-channel MOSFET with polysilicon gate is used in this research. The     
Ids compact model is derived by studying and analyzing Berkeley Short-Channel 
IGFET Model 3 Version 3 (BSIM3v3) standard (Berkeley, 2005). The one region 
equation from linear to saturation is based on the modification of the conventional 
long channel model with the addition of second order effects, each parameter with its 
physical meanings.  Other semi empirical models include threshold voltage, mobility 
and source drain series resistance.  
 
 
 
 
1.5 Contributions  
 
 
The semiconductor industry particularly microchip industry strives to develop 
high performance processor which is capable to cater for the demanding market. 
MOSFET-based integrated circuits have become the dominant driving force in the 
industry. It is important for the research and development’s designer team to 
investigate how transistor behaves differently in nanometer dimension. These 
characteristic includes the electric field, carrier velocity field, carrier mobility, carrier 
concentration, carrier in saturation velocity region and drain current versus drain 
voltage in short channel devices.  
 
 
The modified short channel models are able to overcome the limitations of 
previously long channel analytical and semi empirical models without velocity 
saturation. It is also the interest of this study to find out the critical voltage and 
electric field when velocity saturation appears. Based on this evaluation, it can 
provide a guideline for designers in term of graphical representation on figures and 
as well as parameter dependency relationship on the mobility behaviour, including 
threshold voltage, doping concentration and temperature. Designer can examine the 
behavior of the device when it is saturated at high electric field under specific 
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temperature and doping concentration.  They can improve their design after a 
thorough testing to prevent device breakdown.  
 
 
Long channel I-V (current voltage) model is based on one dimensional 
theory. The modified short channel model is more accurate for nanoscale MOSFET 
than long channel model which cover Poisson's equation using gradual channel 
approximation and coherent Quasi 2 Dimensional (2D) analysis in the velocity 
saturation region. We have included the drain source resistance as well as the high 
longitudinal electric field effects into the I-V model.  Furthermore, the threshold 
voltage model also includes the aspect of non ideal effects such as short channel 
threshold voltage shift and narrow width effects. In addition, through these calculated 
results, a bigger picture is given on how velocity saturation can be sustained. On top 
of that, several enhancement and insight is discussed to overcome the challenges in 
MOSFET design particularly the reduced drive strength. By investigating the effects 
of velocity saturation, the author attempts to give general guidelines of how 
parameters should be chosen. 
 
 
 
 
1.6 Thesis Organization 
 
 
This thesis consists of 8 chapters. Chapter 1 introduces the background of this 
research. The problem statements, research objectives, research scope, research 
contributions and thesis organization are also provided. Chapter 2 provides an 
overview of the literatures reviewed throughout the research.  A detailed description 
on velocity saturation effects is presented.  Previous long channel model 
characteristics and related research are summarized.  
 
 
Chapter 3 deals with the work flow of this research. It also introduce the 
modeling process as well as the Intel Proprietary Schematic Editor and Circuit 
Simulator. Chapter 4 marks the beginning of the proposed models formulation with 
the introduction of threshold voltage modeling.  Chapter 5 discusses about the 
electron mobility model in MOS inversion layer. A comprehensive semi empirical 
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drain current and voltage model is explained in Chapter 6 by studying the long 
channel characteristics and short channel effects. In addition, this chapter also 
includes the derivation of source and drain resistance equation which normally 
omitted in long channel devices.  In Chapter 7, we study the velocity field model 
which describes the effects of high vertical and lateral field in inversion layer pinch 
off and velocity saturation.  
 
 
In Chapter 8, the calculated data is observed and validated against the 
experimental data generated from simulations to investigate effects of velocity 
saturation.  Analysis was carried out on the simulated results and the findings are 
discussed. Finally, Chapter 9 concludes the thesis with summary of contributions and 
suggestions for possible future development. 
 
